The worldwide interoperability for microwave access (WiMAX) wireless communication system gradually becomes research topic due to the advantages of high data rate, long transmission distance, wide coverage, and good quality of service technology. In WiMAX front-end circuits, the power amplifier is an important component, which decides the transmission coverage and entire efficiency of the system. The most critical issues for power amplifier design are linearity and efficiency. For WiMAX communication system, the modulation scheme is non-constant envelope so the linearity of power amplifier is more important than the efficiency. Refer to current research, the main linearization topics are feedback, predistortion, and feedforward. However, while comparing to other linearization methods, the advantages of the feedforward linearization are the linearization bandwidth and cancellation performance [1] . In this paper, a feedforward power amplifier was proposed to improve the linearity. This circuit was fabricated by standard 0.18-μm RF CMOS process. The main and error amplifiers were integrated into the same chip to achieve the linearization. Figure 1 shows the basic feedforward loop [2] , which is composed of the main amplifier and the error amplifier. The input signal is amplified by the main amplifier, and the third-order nonlinear signal is extracted by the error amplifier. At the output, the nonlinear signal is canceled to achieve a high linearity power amplifier. The schematic of the feedforward power amplifier we proposed is shown in Fig. 2 . The two-stage amplifier (M1 & M2) was utilized as the main amplifier, and the differential circuit (M5 & M6) was used as the error amplifier. In the main amplifier design, class-AB bias was chosen in both driver stage and power stage to achieve the balance of linearity and efficiency. In addition, the diode linearizer (M3 & M4) [3] was adopted in the bias circuit to improve the linearity without additional power consumption. Two shunt circuits of resistors (R1 & R2) and capacitors (C1 & C2) in the gate-ends were used to improve the stability of the main amplifier. In the drainends of both stages, the quarter-wavelength transmission lines were used as not only an RF choke but a short circuit for 2 nd harmonic to enhance the efficiency. In the matching network, a high-pass type was utilized in the input and interstage matching network to block the dc current, and a low-pass type was used in the output to suppress the high-order harmonics. All parasitic inductors of the bond wires were also considered in the entire power amplifier design. In the error amplifier design, the purpose is to generate the third-order nonlinear signal and cancel with the output signal of the main amplifier. Figure 3 shows the relation between the conduction angel and the amplitude of the harmonics [4] . From this figure, when the conduction angel is around 240° (i.e. class-AB), the fundamental signal has the maximum amplitude. In other words, class-AB bias is very suitable for power amplifier design. Besides, the maximum third-order signal occurs at the class-C bias, and the minimum one occurs at the class-AB bias. So the error amplifier we proposed is composed of the differential circuit, which includes one class-C amplifier (M5) and one class-AB amplifier (M6). As shown in 978-1-4244-2642-3/08/$25.00 ©2008 IEEE Fig. 2 , the signals respectively generated by class-C and class-AB amplifiers are added up to obtain only inverse third-order signal without any fundamental signal. In this way, the thirdorder nonlinear signal of the main amplifier is canceled to achieve high linearity power amplifier.
Introduction
The worldwide interoperability for microwave access (WiMAX) wireless communication system gradually becomes research topic due to the advantages of high data rate, long transmission distance, wide coverage, and good quality of service technology. In WiMAX front-end circuits, the power amplifier is an important component, which decides the transmission coverage and entire efficiency of the system. The most critical issues for power amplifier design are linearity and efficiency. For WiMAX communication system, the modulation scheme is non-constant envelope so the linearity of power amplifier is more important than the efficiency. Refer to current research, the main linearization topics are feedback, predistortion, and feedforward. However, while comparing to other linearization methods, the advantages of the feedforward linearization are the linearization bandwidth and cancellation performance [1] . In this paper, a feedforward power amplifier was proposed to improve the linearity. This circuit was fabricated by standard 0.18-μm RF CMOS process. The main and error amplifiers were integrated into the same chip to achieve the linearization. Figure 1 shows the basic feedforward loop [2] , which is composed of the main amplifier and the error amplifier. The input signal is amplified by the main amplifier, and the third-order nonlinear signal is extracted by the error amplifier. At the output, the nonlinear signal is canceled to achieve a high linearity power amplifier. The schematic of the feedforward power amplifier we proposed is shown in Fig. 2 . The two-stage amplifier (M1 & M2) was utilized as the main amplifier, and the differential circuit (M5 & M6) was used as the error amplifier. In the main amplifier design, class-AB bias was chosen in both driver stage and power stage to achieve the balance of linearity and efficiency. In addition, the diode linearizer (M3 & M4) [3] was adopted in the bias circuit to improve the linearity without additional power consumption. Two shunt circuits of resistors (R1 & R2) and capacitors (C1 & C2) in the gate-ends were used to improve the stability of the main amplifier. In the drainends of both stages, the quarter-wavelength transmission lines were used as not only an RF choke but a short circuit for 2 nd harmonic to enhance the efficiency. In the matching network, a high-pass type was utilized in the input and interstage matching network to block the dc current, and a low-pass type was used in the output to suppress the high-order harmonics. All parasitic inductors of the bond wires were also considered in the entire power amplifier design. In the error amplifier design, the purpose is to generate the third-order nonlinear signal and cancel with the output signal of the main amplifier. Figure 3 shows the relation between the conduction angel and the amplitude of the harmonics [4] . From this figure, when the conduction angel is around 240° (i.e. class-AB), the fundamental signal has the maximum amplitude. In other words, class-AB bias is very suitable for power amplifier design. Besides, the maximum third-order signal occurs at the class-C bias, and the minimum one occurs at the class-AB bias. So the error amplifier we proposed is composed of the differential circuit, which includes one class-C amplifier (M5) and one class-AB amplifier (M6). As shown in Fig. 2 , the signals respectively generated by class-C and class-AB amplifiers are added up to obtain only inverse third-order signal without any fundamental signal. In this way, the thirdorder nonlinear signal of the main amplifier is canceled to achieve high linearity power amplifier.
Circuit Design

Experimental Results
The proposed feedforward power amplifier was fabricated by standard 0.18-μm RF CMOS process. Figure 4 shows the chip photo of the designed power amplifier with a die size of 1.4 × 0.9 mm 2 . This circuit was measured by mean of the test board, as shown in Fig.   5 , which was implemented by FR4 substrate (h = 450 μm, ε r = 4.3). Besides, an additional power divider was utilized in front of the test board to general two same signals, which injected into the main and error amplifiers, respectively. The measured S-parameters of the feedforward power amplifier are shown in Fig. 6 , where the supply voltage of both driver and power stages are 1.8 V. At the operation frequency of 2.6 GHz, the small-signal gain is 12.3 dB with 10.3 dB output return loss. In addition, due to the effect of the quarter-wavelength transmission lines, the signal at the double frequency of 5.2 GHz has obvious suppression of 46.6 dB compared to fundamental frequency. Figure 7 shows the measured the output power, power gain, and power-added efficiency (PAE) versus the input power. The output power at 1-dB compression point (P 1dB ) is 22.1 dBm with PAE of 26.6%. Figure 8 shows the comparison of the third-order intercept points (IP3) with and without the error amplifier. The feedforward power amplifier (i.e. with the error amplifier) exhibits the output IP3 of 33.2 dBm, while the main amplifier (i.e. without the error amplifier) shows 29.2 dBm output IP3. In addition, the measured adjacent channel power rate (ACPR) of the proposed amplifier was improved form -47 dBc to -59 dBc under the test condition of 15 MHz offset and -10 dBm input power. Therefore, the error amplifier could effectively cancel the third order nonlinear signal with the main amplifier to improve the linearity of the power amplifier.
Conclusion
A high-linearity CMOS feedforward power amplifier has been proposed. The class-C and class-AB amplifiers were combined to perform a differential circuit, which was utilized as the error amplifier to cancel the third-order nonlinear signal with the main amplifier. Therefore, the linearity of the feedforward power amplifier was improved. At the operation frequency of 2.6 GHz, the measured output IP3 and ACPR are 33.2 dBm and -59 dBc, respectively. Thus, the feedforward architecture is very suitable for high linear power amplifier design. 
